A fully integrated clock and data recovery circuit with the proposed gated frequency detector (GFD) is presented. It has been realized in a standard 0.25-µm CMOS technology. The proposed voltage-controlled oscillator (VCO) can achieve wide operation range and reasonable conversion gain by employing the analog/digital dual loop architecture. The characteristics of small VCO gain can help to reduce loop bandwidth without enlarge the capacitors and relax the constraint on choosing the loop parameter to reduce the size of the on-chip capacitor. The proposed GFD will make the frequency lock time fixed and can avoid the harmonic locking problem in digital domain for wide data rate operations. All measured BERs are less than 10 −12 with the data rate from 1.7 Gbps to 3.125 Gbps.
Introduction
The requirements for faster information exchanging have led to the demand for high speed data communications. Various researches focus on high speed transceivers, especially for the clock and data recovery (CDR) circuits [1] - [6] . For a conventional charge-pump CDR with the loop filter of R P in series of C P , the natural frequency, ω n , and the damping ratio, ζ, of the closed loop transfer function can be represented as [7] ω n = I P D T K VCO 2πC P and (1)
where I P is charge pump current, D T is input data transition density and K VCO is gain of the voltage-controlled oscillator (VCO). Usually, the tuning range of a VCO should be large enough to overcome the process, voltage and temperature variations, i.e., K VCO will be large. A large C P might be needed to reduce loop bandwidth for jitter suppression. As C P is large enough, the −3 dB bandwidth of the loop can be expressed as [7] ω −3 dB R P I P D T K VCO 2π .
The ways to reduce loop bandwidth are to decrease I P and R P for a fixed K VCO . The smaller I P will induce the serious mismatch between charging and discharging current. Reducing loop bandwidth by R P has to further increase C P to maintain the same damping ratio. Moreover, for a fixed −3 dB bandwidth, if K VCO is reduced by a factor of k, R P can be increased by the same factor. And the damping ratio can be increased by a factor of √ k. The jitter tolerance can be also improved [7] . If C P is also reduced by a factor of k, the natural frequency and damping ratio will remain the same. The required die area for the on-chip loop filter could be reduced and is easier to be integrated. In order to enlarge the tuning range and reduce the K VCO , an analog/digital dual-controlled VCO (DVCO) with 56% tuning range and reasonable K VCO is proposed.
Owing to the small lock range of the phase detectors (PDs), an accessory frequency tracing loop is needed for wide tuning range VCOs in CDR circuits. Since the whole frequency range of the proposed DVCO is divided into several bands, a frequency detector in digital domain would be necessary. Quadricorrelators [8] - [10] are widely used for frequency acquisition. The characteristics of narrow capture range and the probabilistic nature [10] makes it impossible to be used in this work. To avoid this predicament, a digital gated frequency detector (GFD) is presented to acquire the wide range data without harmonic locking issue.
Circuit Description
The proposed fully integrated CDR circuit is shown in Fig. 1 . It consists of a digital GFD, an analog/digital DVCO, a linear half-rate phase detector [1] and a charge-pump (CP). To receive the data, the signal, Start, is set to low to clear the GFD. When the signal Start changes to high, the GFD would output 5-digit control code to select the proper frequency band of the DVCO according to the input data rate. After the digital loop is stopped, the analog loop would be activated and the linear PD and CP would take over the rest job until the phase is correct.
The proposed GFD consists of two gated oscillators (GOs), a dual-controlled delay line (DCDL), a phase comparator (PC), a 5-bit successive approximation registercontrolled (SAR) [11] controller and a differential to singleended (DTS) buffer, as shown in Fig. 2 . The two GOs would be triggered by the first rising and falling edges of the preamble signal, respectively, and generate the signals V GO1 and V GO2 . The signal V D is generated by the DCDL from the signal V GO1 . The PC will compare the phase relation between the signals V D and V GO2 and output the signal Lead/Lag for the 5-bit SAR controller to adjust the DCDL. And the clock signal which triggers the SAR controller is generated by the signal V GO2 through the DTS buffer. After the 5-bit binary searching is finished, the controller will output the signal PowerDown to turn off the GOs and the DCDL to reduce the power consumption. The delay cells in the DCDL, as shown in Fig. 3 , are identical to those in the DVCO. The only difference between them is that the signal, PowerDown, of the delay cells in the DVCO is connected to power supply while that in the DCDL is controlled by the 5-bit SAR controller.
In order to operate correctly, the preamble signal is needed as shown in Fig. 4 . Suppose that the first two data are "10," i.e., logic one followed with a logic zero and the remaining preamble signal can be random data or periodic data of 1010. . . Assume these two GOs are identical; they will oscillate at the same frequency and keep a constant phase difference. Since the time difference between the first rising and falling edges of the preamble is equal to a bit time, the phase difference between V GO1 and V GO2 would be the same. If V D is aligned with V GO2 , the delay time of the DCDL would be close to a bit time. In other words, if these delay cells are connected as a ring oscillator, it will oscillate close to half data rate.
While the most significant bit is switched from low to high in binary searching, the maximum change of delay time in a DCDL would be a half of tuning range. Such a rapid change might result in the harmonic locking problem for the GFD. The oscillating frequency of the two GOs should be chosen carefully to prevent the issue. Considering the timing relation for a certain data rate as shown in Fig. 4 , the delay time, T D , of the DCDL has to satisfy the following constraint:
where T bit is the bit time of data and T GO is the oscillating period of the two GOs. This constraint has to be satisfied for all data rates in wide range applications. Equation (4) could be rewritten as
where T bit,max and T bit,min represent the maximum and minimum bit time, respectively. Ideally, T GO should be greater than twice of the delay range and the constraint of Eq. (6) would be vanished for any value of T bit . For example, if the data rate from 1.7 Gbps to 3.125 Gbps for a CDR circuit is desired, T D should cover the range from 320 ps to 588 ps and T GO has to greater than 536 ps. One can simply choose T GO to be larger than 2 × T bit,max , i.e. 1.17 ns. The detection range could be enlarged by increasing T GO . In this paper, T GO is set to 2 ns to ensure that GFD have adequate operation range. The frequency resolution of the GFD is determined by the variable delay time, T LS B , corresponding to the least significant bit (LSB) in the DCDL. Because the binary search algorithm could only guarantee that the steady-state error is less than ±1 LSB, The value of T LS B should be designed small enough and could not exceed the capture range of PD. The maximum frequency error, ∆ f , of the GFD could be expressed as If T LS B is 30 ps, the maximum frequency error would be 43 MHz for the data rate of 1.7 Gbps and the analog tuning range of the DVCO has to cover that. The accuracy of the GFD could be improved by reducing T LS B . But the number of bit of the digital loop should be increased to maintain the same tuning range and the digital lock time would be longer. In wide data-rate applications, the frequency accuracy would be better in low data-rate cases. A linear half-rate PD [1] is employed in this work as shown in Fig. 5 . Conventional static and dynamic logics cannot perform phase detection for such a high speed. To extract high speed phase information, all logic components in Fig. 5 are implemented in current mode logic (CML) [12] . The current mode XOR gates [1] with the modified charge pump are implemented as shown in Fig. 6 to achieve high speed operation. The symmetry configuration could reduce the loading mismatch of phase detector.
Experimental Results
The proposed CDR has been fabricated in a standard 0.25-µm CMOS technology and occupies a chip area of 1.5 × 1.8 mm 2 including the on-chip loop filter. Figure 7 shows the die photograph. This CDR consumes 200 mW from a single 2.5 V supply at the data rate of 3.125 Gbps. To make sure that the proposed GFD catches the correct period of one data bit, the differential input data is set to logic zero while the signal start is switched from low to high by the off-chip manual control. After the signal start is enabled, the data pattern is changed from the fixed logic zero to the pre-programmed 2 7 − 1 PRBS pattern. The first two bits of the chosen data pattern are a logic one followed with a logic zero. The pattern of other bits will not affect the operation of GFD. Figure 8 illustrates the measured transient response for the GFD at the data rate of 2.5 Gbps. The operating frequency of the digital GFD is 500 MHz. The signal, PowerDown, of the GFD will switch from logic one to logic zero and thus turn off the GOs and the DCDL after 5 cycles of the GO.
Figures 9(a) and 9(b) illustrate the retimed data and clock when the CDR locks to 1.7 Gbps and 3.125 Gbps NRZ data with a PRBS of 2 7 − 1, respectively. To reduce the required bonding pads for the measurement consideration, the differential retimed clock and data are transformed into single-ended by differential-to-single-ended buffers. These buffers degrade the CMRR and PSRR performance and contribute noise and jitter. Further, the rail-to-rail input signals for the open-drain buffers will cause large ripples when the output signals are at the maximum or minimum voltage. The measured jitter histograms are shown in Fig. 10 . The measured rms and peak-to-peak jitters from 1.7 Gbps to when the data rate is from 1.7 Gbps to 3.125 Gbps of 2 7 − 1 PRBS. The maximum length of consecutive 1's or 0's is 15 when the BER is lower than 10 −12 . Table 1 gives the performance summary of this work.
Conclusions
A 1.7-3.125 Gbps CDR circuit is realized in a 0.25-µm standard CMOS technology including the passive on-chip loop filter. The DVCO incorporating with the proposed wide range GFD can achieve both small K VCO and wide operation range without harmonic locking issue. This dual loop architecture could reduce the K VCO and provide another way to decrease the loop bandwidth. It can relax the loop parameter and further reduces the area of on-chip capacitor. The large off-chip capacitors are not required in this design and make it suitable for system-on-a-chip (SoC) design. The GFD has a fixed lock time and is independent of data pat- tern. All the measured BERs are less than 10 −12 at the data rate from 1.7 Gbps to 3.125 Gbps. ter (CIC), Taiwan, for fabricating this chip. This work was supported in part by MediaTek Inc.
